View MAX2240EBL_357367.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

19-1624; Rev 1; 9/00
KIT ATION EVALU ABLE AVAIL
2.5GHz, +20dBm Power Amplifier IC in UCSP Package
General Description Features
o 2.4GHz to 2.5GHz Frequency Range o High +20dBm Output Power o 2-Bit Digital Power Control: 4 Output Levels o Integrated Input Match to 50 o Low 105mA Operating Current o 0.5A Low-Power Shutdown Mode Current o +2.7V to +5V Single-Supply Operation o Miniature Chip-Scale Package (1.56mm x 1.56mm)
MAX2240
The MAX2240 single-supply, low-voltage power amplifier (PA) IC is designed specifically for applications in the 2.4GHz to 2.5GHz frequency band. The PA is compliant with Bluetooth, HomeRF, and 802.11 standards, as well as other FSK modulation systems. The PA provides a nominal +20dBm (100mW) output power in the highest power mode. The PA includes a digital power control circuit to greatly simplify control of the output power. Four digitally controlled output power levels are provided: from +3dBm to +20dBm. A digital input controls the active or shutdown operating modes of the PA. In the shutdown mode, the current reduces to 0.5A. The IC integrates the RF input and interstage matching to simplify application of the IC. Temperature and supply-independent biasing are also included to provide stable performance under all operating conditions. The IC operates from a +2.7V to +5V single-supply voltage. No negative bias voltage is required. Current consumption is a modest 105mA at the highest power level. The part is packaged in the UCSPTM package significantly reducing the required PC board area. The chip occupies only a 1.56mm x 1.56mm area. The 3 x 3 array of solder bumps are spaced with a 0.5mm bump pitch.
Ordering Information
PART MAX2240EBL TEMP. RANGE -40C to +85C PIN-PACKAGE 9 UCSP*
*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information. Pin Configuration appears at end of data sheet.
________________________Applications
Bluetooth HomeRF 802.11 FHSS WLAN 2.4GHz ISM Proprietary Radios
UCSP is a trademark of Maxim Integrated Products, Inc.
Typical Application Circuit/Functional Diagram
VCC 220 pF 1.2nH* (BOARD TRACE) BIAS LOGIC INPUTS D0 D1 SHDN RFIN BIAS & POWER CONTROL MATCH RFOUT GND1 *INDUCTANCE CREATED WITH PC BOARD TRANSMISSION LINE (SEE APPLICATIONS SECTION). GND2 65 = 41 10pF VCC 22nH VCC 18pF VCC
75 = 26
RFOUT
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
2.5GHz, +20dBm Power Amplifier IC in UCSP Package MAX2240
ABSOLUTE MAXIMUM RATINGS
BIAS, VCC, RFOUT to GND ......................................-0.3V to +6V Input Voltages (SHDN, D0, D1, to GND).......................-0.3V to (VBIAS + 0.3V) (RFIN to GND) ....................................................-0.7V to +0.7V Input Current (SHDN, D0, D1) ..........................................10mA RF Input Power (RFIN)....................................................+10dBm Continuous Power Dissipation (TA = +85C) 9-Pin UCSP...................................................................810mW Operating Temperature Range ...........................-40C to +85C Storage Temperature Range .............................-65C to +150C
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(Using Typical Application Circuit, VCC = +2.7V to +5V, PRFIN = 0dBm to +4dBm, fRFIN = 2.4GHz to 2.5GHz, SHDN = VCC, TA = -40C to +85C. Typical values measured at VCC = +3.2V, PRFIN = +3dBm, fRFIN = 2.45GHz, TA = +25C, unless otherwise noted.) (Note 1)
PARAMETER CONDITIONS VD1 0.8V, VD0 0.8V, TA = +25C, PRFIN = +3dBm, VCC = 3.2V, fRFIN = 2.45GHz (Note 3) VD1 0.8V, VD0 0.8V VD1 0.8V, VD0 2.0V, TA = +25C, PRFIN = +3dBm, VCC = 3.2V, fRFIN = 2.45GHz (Note 3) Supply Current (Note 2) VD1 0.8V, VD0 2.0V VD1 2.0V, VD0 0.8V, TA = +25C, PRFIN = +3dBm, VCC = 3.2V, fRFIN = 2.45GHz (Note 3) VD1 2.0V, VD0 0.8V VD1 2.0V, VD0 2.0V, TA = +25C, PRFIN = +3dBm, VCC = 3.2V, fRFIN = 2.45GHz (Note 3) VD1 2.0V, VD0 2.0V Shutdown Supply Current Input Logic Voltage High Input Logic Voltage Low Input Current GND VIN VBIAS 1 SHDN 0.8V, VD0 0.8V, VD1 0.8V, no input signal 2 0.8 1 0.5 DIGITAL CONTROL INPUT (D0, D1, AND SHDN) V V A 105 75 68 MIN TYP 65 MAX 80 110 85 111 90 115 125 155 10.0 A mA UNITS
2
_______________________________________________________________________________________
2.5GHz, +20dBm Power Amplifier IC in UCSP Package
AC ELECTRICAL CHARACTERISTICS
(MAX2240 EV kit, VCC = +2.7V to +5V, PRFIN = 0dBm to +4dBm, fRFIN = 2.4GHz to 2.5GHz, SHDN = VCC, TA = +25C. Typical values measured at VCC = +3.2V, PRFIN = +3dBm, fRFIN = 2.45GHz, unless otherwise noted.) PARAMETERS Frequency Range Input Power Range VD1 0.8V, VD0 0.8V VD1 0.8V, VD0 2V Output Power VD1 2V, VD0 0.8V VCC = 3.2V, PRFIN = 3dBm, fRFIN = 2.45GHz, VD1 2V, VD0 2V, TA = +25C (Note 9) VD1 2V, VD0 2V, TA = -40C to +85C (Note 1) Power Control Steps (Notes 4, 9) Harmonic Output (Notes 3, 9) Input VSWR (Note 9) In-Band Spurious Noise (Notes 5, 9) Power Ramp Turn-On Time (Notes 6, 9) Power Ramp Turn-Off Time (Notes 7, 9) Nonharmonic Spurious Output (Note 9) Input to Output Isolation in Shutdown Maximum Output VSWR Without Damage (Note 8) All power levels set by D0, D1; any load phase angle, any duration RS = 50, over full Pin range Frequency offset = 550kHz Frequency offset = 1.5MHz Frequency offset = 2.5MHz SHDN = 0 to 1, D0 = D1 = logic low-to-high transition SHDN = 1 to 0, D0 = D1 = logic high-to-low transition All power levels set by D0, D1; load VSWR 3:1 45 6:1 VCC = 5.0V VCC = 2.7V to 5.0V 17.3 15.3 2 2 -15 1.5:1 -21 -20 -40 2 2 -30 CONDITIONS MIN 2400 0 3 8 12 19 19 6 24 8 8.6 -5 2:1 -20 dBm dB dBm dBm dBc dBm s s dBm dB dBm TYP MAX 2500 4 UNITS MHz dBm
MAX2240
Note 1: Limits are 100% production tested at TA = +25C. Limits over the entire operating temperature range are guaranteed by design and characterization but are not production tested. Note 2: Supply current is measured with RF power applied to the input. Note 3: Measured with an output-matching network to minimize the 2nd and 3rd harmonics (see Applications section). Note 4: Power steps between adjacent power levels. All other operating conditions remain constant during power step change. Note 5: Output measured in 100kHz RBW. Test signal modulation shall comply with GFSK, BT = 0.5, 1-bit/symbol, 1Mbps, frequency deviation = 175kHz. Note 6: The total turn-on time for the PA output power to settle within 1dB of the final value. Note 7: The total turn-off time for the PA output power to drop to -10dBm. Note 8: After removal of the load mismatch, the PA returns to operation under normal conditions. Note 9: Guaranteed by design and characterization.
_______________________________________________________________________________________
3
2.5GHz, +20dBm Power Amplifier IC in UCSP Package MAX2240
Typical Operating Characteristics
(MAX2240 EV kit, VCC = +3.2V, PRFIN = +3dBm, fRFIN = 2.45GHz, SHDN = VCC, TA = +25C, unless otherwise noted. See Table 1 for power level settings P1, P2, P3, P4.)
OUTPUT POWER vs. FREQUENCY
MAX2240 toc01
OUTPUT POWER vs. TEMPERATURE
MAX2240 toc02
OUTPUT POWER vs. SUPPLY VOLTAGE
MAX2240 toc03
25 P4
25
25 P4
20 OUTPUT POWER (dBm)
20 OUTPUT POWER (dBm)
P4
20 OUTPUT POWER (dBm)
15
15 P3 10 P2 5 P1
P3 P2
15
P3 P2
10
10
5
P1
5
P1
0 2400 2420 2440 2460 2480 2500 FREQUENCY (MHz)
0 -40 -20 0 20 40 60 80 TEMPERATURE (C)
0 2.5 3.0 3.5 4.0 4.5 5.0 SUPPLY VOLTAGE (V)
OUTPUT POWER vs. INPUT POWER
MAX2240 toc04
OUTPUT POWER vs. PINC2 VOLTAGE
MAX2240 toc05
SUPPLY CURRENT vs. INPUT POWER
110 SUPPLY CURRENT (mA) 100 90 80 70 60 50 40 P1 P3 P2 P4
MAX2240 toc06
25 20 OUTPUT POWER (dBm) 15 10 5 P2 0 -5 -10 -15 -5 -3 -1 1 3 5 INPUT POWER (dBm) P1 P3 P4
25 20 15 OUTPUT POWER (dBm) 10 5 0 -5 -10 -15 -20 1.0 1.5 2.0 2.5 VPINC2 (V) 3.0 P3 P2 P1 P4
120
3.5
0
1
2
3
4
5
INPUT POWER (dBm)
SUPPLY CURRENT vs. SUPPLY VOLTAGE
MAX2240 toc07
SHUTDOWN SUPPLY CURRENT vs. TEMPERATURE
90 80 SUPPLY CURRENT (nA) 70 60 50 40 30 20 10 VCC = 3.2V VCC = 2.7V -40 -20 0 20 40 60 80 100 VCC = 5.0V SHDN = D0 = D1 = GND
MAX2240 toc08
FSK MODULATED OUTPUT SPECTRUM
20 10 OUTPUT POWER (dBm) 0 -10 -20 -30 -40 -50 -60 -70 PEAK DEV = 175kHz BT = 0.5 1Msps CENTER = 2.45GHz SPAN = 5MHz
MAX2240 toc09
120 100 SUPPLY CURRENT (mA) 80 60 40 20 0 2.5 3.0 3.5 4.0 4.5 P4
100
30
P3 P2 P1
0 5.0 SUPPLY VOLTAGE (V) TEMPERATURE (C)
4
_______________________________________________________________________________________
2.5GHz, +20dBm Power Amplifier IC in UCSP Package
Typical Operating Characteristics (continued)
(MAX2240 EV kit, VCC = +3.2V, PRFIN = +3dBm, fRFIN = 2.45GHz, SHDN = VCC, TA = +25C, unless otherwise noted. See Table 1 for power level settings P1, P2, P3, P4.)
S11
MAX2240 toc11
MAX2240
HARMONIC OUTPUT SPECTRUM
MAX2240 toc10
POWER-ON/OFF CHARACTERISTICS
20 OUTPUT POWER (dBm) 10 0 -10 -20 -30 -40 -50 -60
MAX2240 toc12
30 20 10
OUTPUT POWER (dBm)
30
0 -10 -20 -30 -40 -50 -60 -70 START = 1.0GHz STOP = 13.0GHz START = 2400MHz STOP = 2500MHz
5f0 f0 2f0 3f0 4f0
-70 200ns/div
Pin Description
PIN C3 C2 C1 B3 B2 B1 A3 A2 A1 NAME RFIN VCC GND2 GND1 SHDN RFOUT BIAS D1 D0 FUNCTION Power Amplifier RF Input. Internally DC blocked and matched to 50. DC Voltage Supply for 1st Stage. A 1.2nH series inductance required for optimum output power and efficiency, followed by an external RF bypass capacitor to ground. Ground Connection to the Amplifier 2nd Stage. Requires a low-inductance/low thermal resistance path to the ground plane with multiple vias. Ground Connection for Bias and 1st Stage. Requires a low-inductance/low thermal resistance path to the ground plane with multiple vias. Power Amplifier Shutdown Control Input. Drive SHDN low to enable low-power shutdown mode. Drive SHDN high for normal operation. Power Amplifier RF Output. Open-collector output requires external pull-up inductor to VCC. Requires an external matching network for optimum output power and efficiency. DC Voltage Supply for Bias and Control Circuitry. An external RF bypass capacitor to ground is required. Place capacitor as close to the pin as possible. Digital Power Control Input (MSB) (Table 1) Digital Power Control Input (LSB) (Table 1)
_______________Detailed Description
The MAX2240 PA is guaranteed to operate over a 2.4GHz to 2.5GHz frequency range with a +2.7V to +5V single supply. The PA provides a nominal +20dBm output power in the highest power mode setting (D0 = D1 = 1). The signal path consists of two amplifier stages: an input amplifier stage and a PA stage. A matching circuit is provided between the two stages to match the amplifiers' impedance. The PA also contains
bias circuits that interface to external logic commands (D0, D1, and SHDN) to control output power and power-up/down of the amplifier. The input amplifier is an AC-coupled variable gain amplifier (VGA) with its input port internally matched to 50. The amplifier is AC-coupled; hence, a DC blocking capacitor is not required at the RFIN port. The VGA gain is varied by changing the bias current through a current driver circuit. The current driver circuit provides
5
_______________________________________________________________________________________
2.5GHz, +20dBm Power Amplifier IC in UCSP Package MAX2240
Table 1. Control Inputs
DIGITAL CONTROL INPUTS SHDN 0 1 1 1 1 D1 0 0 0 1 1 D0 0 0 1 0 1 OUTPUT POWER AND SUPPLY CURRENT POWER LEVEL PA OFFP1 P2 P3 P4 PIN (dBm) 3 3 3 3 3 POUT (dBm) -22 3 8 12 19 ICC (mA) <1A 65 68 75 105
four levels (magnitudes) of precisely controlled currents to the VGA, depending on power control digital inputs D0 and D1. Each current level presents a different power level to the final amplifier stage, therefore controlling the output power. The digital power control circuit of the PA greatly simplifies control of the output power. The two digital bits D0 and D1 control the output power in four steps with approximately a 6dB/step. The PA is optimized to provide power control steps within a 2dB/step to 8.6dB/ step over the full temperature range and VCC and RF input power variations. Table 1 shows the D0 and D1 digital control states, the corresponding nominal output power, and the typical current consumption of the IC. The bias circuit provides separate bias voltages and currents to the amplifier stages. An internal lowpass RC filter isolates the bias circuit from being corrupted by the RF signals. The bias circuit is optimized to minimize output power variations due to the variations in temperature, VCC, and RF power input. The bias circuit design also ensures the stability of the PA when connected to high VSWR loads over all power levels. A digital low at the SHDN port turns the amplifier down with a current consumption of less than 1A. The MAX2240 integrates all the RF matching components on-chip, except for the output stage match. The internal input match enables the RF input with 50 impedance to be directly connected to the RFIN port through a 50 transmission line. The MAX2240 PA requires an external match at the RFOUT port to optimize the amplifier for output power and efficiency. For an optimum match at 2.45GHz, the load impedance at the RFOUT port is approximately 15 + j18 (Figure 1). There are numerous ways of transforming 50 to the optimum impedance. The output matching in the typical operating circuit is implemented using a series transmission line of 75 and electrical length of 26, and an open-ended shunt stub
of 65 and 41 in length. The shunt stub also reduces the second harmonic at the output.
Applications Information
The MAX2240 power amplifier requires a relatively small number of external components. These components are small, low-cost surface-mount passive elements. The capacitors are all 0402 multilayer ceramic chip capacitors. These capacitors possess excellent high-frequency properties and are cost effective. The Typical Application Circuit is shown on page 1. The inductor is a Q (>25) 0603 chip inductor. All transmission lines are simple microstrip structures printed on the PC board.
Power-Supply Considerations
The MAX2240 is designed to operate from a single, positive supply voltage (VCC). Three pins are fed by the supply voltage: BIAS, V CC , and RFOUT. Each supply voltage connection requires a separate RF bypass capacitor for proper operation. Use a 0.1F bypass capacitor to filter the supply at the common VCC node (see Typical Application Circuit). BIAS requires a 220pF capacitor to ground. Locate one end of the capacitor as close as possible to BIAS and the other end of the capacitor near GND1 with several vias to the ground plane. VCC powers the amplifier 1st stage output. A 1.2nH inductor in series with VCC and the VCC bypass capacitor is needed for optimal output power and efficiency. An 18pF bypass capacitor to ground is required at the supply end of the 1.2nH inductor. RFOUT is connected to the power supply through a choke inductor (through transmission line section T1). Select a choke with a self-resonant frequency at or slightly below 2.4GHz. A 220pF bypass capacitor is needed at the supply voltage end of the inductor.
6
_______________________________________________________________________________________
2.5GHz, +20dBm Power Amplifier IC in UCSP Package
RF Input
The internal input stage impedance matching network is integrated on the MAX2240, so it is possible to directly connect a 50 transmission line to RFIN. No external matching is required. The primary power-matching structure is a lowpass network formed by the series transmission line section T1 and the open-stub transmission line section T2. The transmission line network acts like a series inductance and shunt capacitance. T1 and T2 are expressed as electrical lengths of a particular characteristic impedance line, but could be designed with different impedance lines. Choose the length of T2 to provide a "short" at the 2nd harmonic frequency of the fundamental, and significantly attenuate its amplitude at the output--1/4 wave at the 2nd harmonic frequency of 4.9GHz. The 3rd harmonic is attenuated through the clever use of the parasitic capacitance in the choke. This capacitance rolls off the choke impedance at higher frequencies and appears as a low impedance at the 3rd harmonic frequency. The output series capacitor is used as a DC blocking capacitor and a final matching element. A value of 10pF is recommended. As explained in the Power-Supply Considerations section, for proper DC biasing, the PA requires a connection to VCC through an inductor, serving as a choke. Locate the inductor on the load side of transmission line T1. The recommended inductor value is 22nH. However, its value is not critical but must provide an impedance that is several hundred ohms. Choose an inductor with a selfresonant frequency at or slightly below 2.4GHz. The inductor Q is not critical; a moderate Q (>25) is sufficient. Remember to provide sufficient current-handling capability for the inductor, in this case at least 200mA. Also, a 220pF bypass capacitor is recommended at the supply voltage end of the inductor.
MAX2240
Output Stage (RF Output)
The output stage of the MAX2240 power amplifier is the collector of a transistor. The DC bias and impedance matching network are off-chip as shown in the Typical Application Circuit. An off-chip external network, as with most PA ICs, is used to achieve higher efficiency and output power than is typically achieved using low-Q on-chip matching elements. Optimum output power and efficiency are achieved with a particular impedance on the output at the operating frequencies of interest and a "short" at the RF harmonic frequencies. This impedance is specified relative to a reference plane at the amplifier output into the matching network and load. This is the impedance that achieves the output power and current consumption listed in the electrical specifications. It is shown below in the chart and table of Figure 1.
MATCHING IMPEDANCE FOR RFOUT PIN
SMITH CHART
2 1
Layout
Design the layout for the PA IC to be as compact as possible to minimize the magnitude of parasitics. The chipscale IC package uses a bump pitch of 0.5mm (19.7mil) and bump diameter of 0.3mm (~12mil). Therefore, lay out the solder pad spacing on 0.5mm (19.7mil) centers, use a pad size of 0.25mm (~10mil) and a solder mask opening of 0.33mm (13mil). Round or square pads are permissible. (Refer to the Maxim document, Wafer Level Ultra-Chipscale Packaging for additional detailed information on UCSP layout and handling.) Connect multiple vias from the ground plane as close to the ground pins as possible. As already described, locate the capacitors as close as possible to the IC supply voltage pin or supply end of the series inductor. Place the ground end of these capacitors near the IC GND pins to provide a lowimpedance return path for the signal current.
1: (15.5 + J16.7), 2.4GHz 2: (15.0 + 19.0), 2.5GHz MATCHING IMPEDANCE
FREQUENCY (GHz) 2.4 2.45 2.5
R 15.5 15.2 15.0
X 16.7 17.9 19.0
|| 0.57 0.58 0.59
< 140 138 136
Figure 1. Output Impedance
_______________________________________________________________________________________
7
2.5GHz, +20dBm Power Amplifier IC in UCSP Package MAX2240
SHDN
SHDN is located in the center of the bump layout of the MAX2240. Therefore, the SHDN line requires the use of either a via to a buried line or a trace that fits inside a 10mil gap between solder pads to bring out a connection from SHDN.
TOP VIEW (BUMPS AT THE BOTTOM) A 1 D0 A1
Pin Configuration
2 D1 A2 3 BIAS A3
D0, D1 Pins
Digital power control inputs D0 and D1 have CMOSlogic level inputs. As in any PC board circuit, the length of the logic signal traces determines the susceptibility to high-frequency noise that may interfere with normal switching. Therefore, in some cases it may be necessary to provide some local lowpass filtering of the logic traces to suppress HF noise coupling to these inputs.
RFOUT B B1 SHDN B2 GND1 B3
GND2 C C1
VCC C2
RFIN C3
Output Match Layout
It is possible to lay out the output matching network transmission traces in a more compact manner if PC board area is limited. Series lines T1 and T2 may be constructed as folded lines, though it may be necessary to chamfer the corners for wide lines.
UCSP
Marking Information
AAA XXX : Pin 1 ID AAA: Product ID code XXX: Lot Code
Prototype Chip Installation
Alignment keys on the PC board around the area where the chip is located will be helpful in the prototype assembly process. The MAX2240 EV kit PC board has Lshaped alignment keys at the diagonal corners of the chip. It is better to align the chip on the board before any other components are placed, and then place the board on a hotplate or hot surface until the solder starts melting. Remove the board from the hotplate without disturbing the position of the chip, and let it cool down to room temperature before processing the board further.
Chip Information
TRANSISTOR COUNT: 771
8
____________________________________________________________________________________________________
2.5GHz, +20dBm Power Amplifier IC in UCSP Package
UCSP Reliability
The UCSP represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. CSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a CSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process. Mechanical stress performance is a greater consideration for a CSP package. CSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Table 2 shows the testing done to characterize the CSP reliability performance. In conclusion, the UCSP is capable of performing reliably through environmental stresses as indicated by the results in the table. Additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.
MAX2240
Table 2. Reliability Test Data
TEST Temperature Cycle Operating Life Moisture Resistance Low-Temperature Storage Low-Temperature Operational Solderability ESD High-Temperature Operating Life CONDITIONS -35C to +85C, -40C to +100C TA = +70C +20C to +60C, 90% RH -20C -10C 8hr steam age 2000V, Human Body Model TJ = +150C DURATION 150 cycles, 900 cycles 240hr 240hr 240hr 24hr -- -- 168hr NO. OF FAILURES PER SAMPLE SIZE 0/10, 0/200 0/10 0/10 0/10 0/10 0/15 0/5 0/45
_______________________________________________________________________________________
9
2.5GHz, +20dBm Power Amplifier IC in UCSP Package MAX2240
Package Information
9LUCSP, 3x3.EPS
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
10 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2000 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.

▲Up To Search▲

Price & Availability of MAX2240EBL

	To Download MAX2240EBL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .